PPRAM-Link : A New High-Speed Communication Interface Standard for Merged-DRAM/Logic Systems-on-a-Chip Architecture
نویسندگان
چکیده
“PPRAM” (Parallel Processing Random Access Memory) is a novel architectural framework for ASSPs and integrates the following onto a single SOC, memory (DRAM or others), logic (MPU or applicationspecific logic), and network interface based on “PPRAM-Link” standard. The PPRAM-Link provides a high-bandwidth interface needed for communicating among two or more PPRAM nodes, which is composed of physical/logical layers and an API for the software development, these are standardized at PPRAM Consortium, based on SCI (IEEE Std 1596-1992). This paper describes the PPRAM-Link standard. As the physical layer standard, two Clock and Data Recovery (CDR) processing method are proposed. And then, the referential implementations, PPRAM-based system for ab initio MO calculations :“MOE”, and PPRAM-Link I/F IP Core, are also described. Lastly, a prospect of coming step of PPRAM-Link is described. Keywords— PPRAM-Link, PPRAM, Chip Interconnect, MergedDRAM/Logic SOCs
منابع مشابه
Implementing an all-digital PHY and delay- locked loop for high-speed DDR2/3 memory interfaces
A high-speed DDR2, DDR2/3, or DDR3 DRAM interface for off-chip memory provides a powerful tool to meet the high-performance demands of new electronic products. However, with advancements come new challenges. The DDR DRAM high-speed interface between the system-on-chip (SoC) and off-chip memory requires specialty circuits. These circuits, often referred to as a physical layer (PHY), comprise hig...
متن کاملParallel Processing RAM (PPRAM)
This paper describes PPRAM (Parallel Processing Random Access Memory) that is an architectural framework for merged memory/logic ASSPs(Application-Speci c Standard Products). At rst, the paper discusses the serious problems that the current high-performance microprocessor-based systems are facing: memory wall, design-cost/time problem, and limits of instruction-level parallelism, and how PPRAM ...
متن کاملDynamically Variable Line-Size Cache Architecture for Merged DRAM/Logic LSIs
This paper proposes a novel cache architecture suitable for merged DRAM/logic LSIs, which is called “dynamically variable line-size cache (D-VLS cache).” The D-VLS cache can optimize its line-size according to the characteristic of programs, and attempts to improve the performance by exploiting the high on-chip memory bandwidth on merged DRAM/logic LSIs appropriately. In our evaluation, it is o...
متن کاملMemory Hierarchies in Intelligent Memories : Energy / Performance Design
Dramatic increase in the number of transistors that can be integrated on a chip, coupled with advances in Merged Logic DRAM (MLD) technology fuels the interest in Processor In Memory (PIM) architectures. A promising use of these architectures is as the intelligent memory system of a workstation or server. In such a system, each memory chip includes many simple processors, each of which is assoc...
متن کاملAn FPGA architecture for DRAM-based systolic computations
We propose an FPGA chip architecture based on a conventional FPGA logic array core, in which I/O pins are clocked at a much higher rate than that of the logic array that they serve. Wide data paths within the chip are time multiplexed at the edge of the chip into much faster and narrower data paths that run offchip. This kind of arrangement makes it possible to interface a relatively slow FPGA ...
متن کامل